|
- CISC
- 2 32 Bit Integer Pipelines/>
- pro Takt 2 Befehle gleichzeitig
- 16 KByte First Level Cache
- 64 Bit Speicher Interface
- 8 32 Bit Universal Register
- 8 80 Bit Gleitkomma Register
Modelle: 60, 66, 75, 90, 100, 120, 133, 150, 166, 200
Version 60 66 75 90 100 120 133 150 166 200
Introduced Mar. 1993 Oct. 94 Mar. 1994 Mar. 1995 June 1995 Jan. 1996 June 1996
Processor Generation Fifth
Motherboard Gen. Fifth
Memory Bus (MHz) 60 66 50 60 66 60 66 60 66
Proc. Clock Multiplier 1.0 1.5 2.0 2.5 3.0
Processor Speed (MHz) 60 66 75 90 100 120 133 150 166 200
Circuit Size CPU(microns) 0.8 0.6 0.6/0.3 0.35
Size (mm^2) 295 147 147/90 90
Transistors (millions) 3.1 3.2 3.3
Core Voltage 5 3.3
Motherboard Interface Socket 4 Socket 5, Socket 7 Socket 7
Databus Bandwidth mb/sec 457.8 508.6 381.5 457.8 508.6 457.8 508.6 457.8 508.6
Max. Adressable Memory 4 GB
L2 Cache Type Mother board
L2 Cache Size 256 KB - 512 KB
Register Size (bits) 32
Pipeline Depth 5
L1 Cache Size 8 KB Data, 8KB Instruction
|
